|
|
- Debugger for all cores of a multicore chip / multiprocessor system
- Debugging of high-performance and real-time cores, DSPs, accelerator and special-purpose cores
- Support for every multicore topology
- Support for all multicore operation modes
- Support for AMP, iAMP and SMP systems
- Single debug hardware can be licensed for all cores of a multicore chip / multiprocessor system
|
|
|
- Long-term commitment to AUTOSAR as active contributor
- Debug support for AUTOSAR Classic and Adaptive Platform
- Debug support for ORTI and ARTI
- Longstanding close partnership with AUTOSAR providers
- Concurrent debugging of AUTOSAR Classic and Adaptive Platform
|
|
|
- Display of onchip peripherals
- User definable windows
- Interactive window definition with softkey support
- Pulldown menues for selection of choices
- Additional description for each field
|
|
|
- Optimum flash programming performance
- Support for all file formats
- Ready-to-run flash scripts
- Ready-to-use flash programming algorithms
- Dialog- or command-based programming as well as full scripting
- Full awareness of sensitive data
- Flash declaration via CFI
- Easy handling of different flash types on a target
- Software breakpoints in flash
- Simple code patching in flash
- Flash programming via boundary scan
|
|
|
- Optimum flash programming performance
- Support for elf, Intel hex and S-record format
- Ready-to-use flash programming scripts
- Ready-to-use flash programming algorithms
- Memory dump for displaying the flash content
- Flash content can be easily copied and modified
- Flash programming via boundary scan (SPI, eMMC, I2C)
- Full programming access to spare area (NAND)
- Bad block treatment (NAND)
- ECC generation: Hamming, BCH, Reed-Solomon (NAND)
|
|
|
- Supports multiple languages
- Full support for C++
- Integrated into TRACE32 environment
- Supports most compilers and hosts
- Same user interface on different hosts
- High speed download
- Debugs optimized code
- Display of function nesting
- Display of linked lists
- Powerful expression evaluation
|
|
|
- Long-time performance analysis for functions
- Long-time performance analysis for tasks
- Long-time analysis of the contents of a variable or memory location and more
|
|
|
- Full integrated support of processor's MMU
- Display of processor MMU registers
- Display of MMU table entries
- Display of address translation table
- 'Shadowing' MMU address translation inside debugger
- Full virtual and physical access to target at any time
- Debugger has optionally write access to write protected memory areas
- Detection and decoding of software MMU tables built by operating systems
- Support for several user space MMU tables side by side
- TLB context tracking and git statistics via CTS
|
|
|
- Support by a loadable extension
- Debug support for all UEFI phases
- Tailor-made display windows for each UEFI phase
- Continuous solution without "debug gap"
- Debugging from reset vector
- Debugging of dynamically loaded drivers from their entry point
|
|
|
- Seamless debugging of the total system in stop-mode
- Hypervisor-awareness as a loadable debug extension is provided by Lauterbach
- Hypervisor-aware debugging for high-performance cores (MMU) such as Arm Cortex, PowerArchitecture and Intel x64
- Hypervisor-aware debugging for selected real-time cores (MPU) such as Arm Cortex-R52/-R82, RH850 (G4MH4 core and later) and TriCore TC4x
- Machine ID allows the user to uniquely identify any virtual machine in the system
- Machine ID provides full visibility of context of active and inactive virtual machines
- OS-awareness can be loaded for each virtual machine
|
|
|
- Real-time, non-intrusive display of RTOS system resources
- Task stack coverage
- Task related breakpoints
- Task context display
- SMP support
- Task related performance measurement
- Statistic evaluation and graphic display of task run times
- Task related evaluation of function run times
- PRACTICE functions for OS data
- Easy access via RTOS specific pull-down menus
- Support for all major RTOSes
|
|
|
- Stop-mode-debugging for ARM
- Support for Android L/M/N
- Debug information from Elf/DWARF file or by parsing the OAT data
- Full Android and OS-aware interpretation based on RAM dump on TRACE32 Debugger or on TRACE32 Instruction Set Simulator
- Android L/M
- Native Debugging of Android Framework and Apps (ahead-of-time compilation)
- Android N
- Display of the frame levels with Java-to-native transitions for interpreted code
- Native debugging of ahead-of-time and just-in-time compiled code
- Requires Linux OS-awareness
|
 | |
