Advanced Debug with PowerIntegrator

Index

ADVANCED DEBUG WITH POWERINTEGRATOR	2
Scenario	2
SCOPE OF THIS DOCUMENT	2
Hardware employed	3
INTERACTION BETWEEN HARDWARE AND SOFTWARE	4
Correlation between Hardware and Software execution	4
Hardware Trigger Events	6
Complex Trigger	7
HARDWARE TRACE	
Bus Trace	8
Flow-Trace through Branch-Trace messages	10
Data Logging	11
PROTOCOL ANALYSIS	14
Data Logger by Protocol Analysis	15
Conclusions	17



Advanced Debug with PowerIntegrator

Scenario

In modern embedded applications, developers are facing a growing complexity with the problems they run into during the debug phase as they try to achieve a smooth running application combined with better and better performance.

In most advanced designs the interaction between hardware and software is becoming more complex, and developers need **specific** tools to be able to analyze and **correlate** the hardware's behaviour with the execution of certain blocks of code, something that is not usually seen when you are debugging "pure" software.

A common example of this type of interaction is the need to monitor and record data controlled by software routines which is being sent between several devices on the board via the communication busses.

For this type of monitoring in the hardware you need an instrument that can track and time the signals, a logic analyzer. If this instrument is then correlated with the software it provides information which is much easier for the developer to use. Even better if it can be integrated into the applications debug environment where full advantage can be taken of the links between the hardware and software operation

A large and ever growing number of applications also use several *communication protocols* to allow exchange of data between either *local* devices (I2C, SPI, etc.) or *remote* equipment (serial lines, industrial bus, etc..), in this situation, an integrated logic analyzer can be very useful to perform **protocol analysis**.

It is also becoming more common to find microprocessors which are able to handle the execution of a realtime kernel even in applications which are low-end or of limited complexity. This is due to the huge base of solutions which are available for many applications (almost) off-the-shelf (think of Linux and connectivity as an example). This can add many layers of complexity to the debugging part of the project.

This kind of design is often based upon CPUs that do not have an onchip trace port, or maybe there are physical design constraints have prevented the use of such technology even though a trace port is there. One of the debug options would be to use **bus tracing** or **data logging** which only needs a limited amount of chip resources and, again, we could use a logic analyzer for this purpose.

The various ways you can utilize a **logic analyzer integrated** into the debug environment provide you with many advantages in terms of reduced effort and shorter debug time.

Scope of this document

The aim of this application note is to explain the usage, as an <u>advanced debug tool</u>, of **PowerIntegrator**, part of the range of TRACE32 PowerTools manufactured by **Lauterbach**, which is a powerful **logic analyzer integrated** in the TRACE32 PowerView debug development environment.

The task is to show how to solve problems and issues of the type we discussed before by going through a series of examples that try to portray real-life situations, using the PowerIntegrator in various ways, along with snippets of code and *PRACTICE* scripts (Practice is the scripting language for Lauterbach tools).

Hardware employed

Examples and solutions have been realized using two boards based on PowerPC architecture, both provided by *Freescale Semiconductor*


MPC5554EVB (<u>http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC55xxEVB&fsrch=1</u>),

This is a MPC5554 development board, to which we added two berg headers 10x2 pins, 0.254 mm spacing (100 mils), in order to connect PowerIntegrator probes. In this application example we used one standard digital probe and one analogue probe, for the measurement of both types of values.



MPC8360E-MDS (http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC8360EMDS&fsrch=1),

Modular Development System for the PowerQUICC II pro platform, based on an MPC8360, with three 38 pin MICTOR[™] connectors for the monitoring of the local bus, to which 3 Mictor Probes have been connected in order to sample the local bus cycles.



Interaction between Hardware and Software


Correlation between Hardware and Software execution

The easiest and most immediate use of an integrated logic analyzer in TRACE32 is to obtain a correlation within a time diagram of hardware events and code execution. This task is not easily to achieve with a "lab" version of a logic analyzer, because the synchronization between the events and the code execution is only an approximation.

With PowerIntegrator, this is an easy and quick task. You use the Trace32 built-in feature "Track", which automatically synchronises all time-based diagrams on the host screen to the **same** time-base which we will see shown on an example implemented on the MPC5554EVB board.

In this sample application, an onchip ADC on board of the MPC5554 is tied to a voltage defined by a variable resistor. The core then generates a PWM pulse train with a *duty-cycle* defined by the voltage from the variable resistor.


The TRACE32 application is able to synchronize each and every time-based diagram because **each** device that is doing signal acquisition puts a special *timestamp* on each sampled record.



As the MPC5554 processor also includes a Nexus trace unit, we can record the real-time trace of the code. Through this mechanism it is easy to correlate events within the hardware to the specific software routines that generated them.

For example, in the simple program that follows (Fig. 2.) a Fixed Interval Timer triggers an interrupt with a counter, each 100 repetitions a nibble runs a count from zero to sixteen, which is presented on four GPIO pins: the PowerIntegrator can monitor the status of the GPIO, and then analyze the trace to understand which routine caused the change.

In this case the TRACE32 environment must correlate information from **two different modules**, the real-time trace unit and the logic analyzer, and thanks to the timestamp mechanism we described above the timing diagrams for both signal traces can be precisely synchronized.




Of course in this simple case, there is only one the source of change and the code associated with the counting is unique, but it is easy to imagine a more complex scenario, and then it would be very useful to know "who" triggered the hardware event among all the possible candidates within the software, especially when what you are monitoring is an **undesired** event.


Hardware Trigger Events

What we've seen in the previous example, introduces another interesting aspect of using a unit such as the PowerIntegrator. Because it's fully **integrated into TRACE32** it can track hardware events and eventually generate a trigger event usable by TRACE32 itself (for example to stop execution, or to stop the trace). PowerIntegrator has a programmable **complex-trigger** unit with several trigger levels and is able to combine the effects of signals, timers and counters in order to generate a trigger impulse.

Let's take as an example a trivial event such as pressing a push-button on the MPC5554EVB, the falling edge on signal i.SW1 will make the application break: the following pictures show the setup of PowerIntegrator and its programmable trigger system.



The visible effect is that when pressing the SW1 button on the board, the falling edge generated on the channel being monitored (i.SW1) stops the execution of the program.




Complex Trigger

Based on the same concept, you can create more sophisticated trigger events by programming the complex trigger unit of the PowerIntegrator, for example by issuing the trigger only when the push-button has been pressed **for a time of over 100ms.** This is possible by using the timers and the finite state-machine available in the trigger unit.

This example reproduces a situation where you want to monitor the duration of an event and stop the execution of the program if it lasts over a specified time limit.

To do this, the settings of the trigger system remain the same but you set the logic analyzer on **program** and **compile** the following program within the unit:

SELECTOR switch i.SW1.Low ; declaration section TIMECOUNTER delay 100.ms ; declare switch event and timer L00: counter.restart delay ;Level 0: monitor if switch is goto L01 if switch ;pressed and change level L01: goto L00 if !switch ;Level 1: go back if button trigger.PODBUS if delay ;is released before 100ms ;otherwise issue trigger



From this basis it is easy to understand how the PowerIntegrator can implement triggers controlled by very complex conditions. It can control the software execution based upon the behaviour of the hardware and the software.

Hardware Trace

The most common application for a logic analyzer is the analysis of the logic status of signal groups. Applying this technique by sampling each system bus-cycle (address and data), allows reconstruction of the code executed by the CPU; in other words, you get a real-time trace of the program flow using a technique commonly called **Bus Trace**.

Similarly, one could sample <u>only specific cycles</u> on the system bus, or only a set of dedicated signals, in which case we usually call the method '**Data Logging**'; usually you get less detailed information than in a "complete" trace but the pay off is it normally needs far fewer resources.

We put together some examples of how the PowerIntegrator would be used on an MPC8360EMDS board from Freescale, with a PowerQUICC II Pro CPU, a processor **without** a trace-port.

This evaluation board is equipped with three MICTOR[™] connectors for logic analyzers that allow observation of the local bus, an ideal example of an application for PowerIntegrator.

Bus Trace

By sampling the bus cycles performed by the microprocessor you can reconstruct the program fetches and data read/write cycles. In this example we built a simple demo application into FLASH memory on the local bus of our MPC8360 board. We then connected PowerIntegrator probes to the mictor connectors for observation of the local bus, and we then configured it to recognize the read cycles sampling the bus on the rising edge of the FLASH chip-select.

We then "programmed" the debugger to recognize the sampled cycles as instruction fetch using

i.disconfig.cycle "fetch" fetch address w.ADDR0-31 data w.DATA0-31

where words ADDR0-31 and DATA0-31 represent the local bus MPC8360 (see fig. 6)

Ĩ	B::trac	e.list				
		Goto) 🛐 Find	🛗 Chart			
譯B::trace.chart.func /track	record	run address	cycle	data	symbol	ti.back
Setup [ii Groups] Config] C Goto ji Find (→ In) Cull(KN Full S -24.500ms -24.000ms range	600	unsigned char Si void func50(void {	0		Π	
(root) (*) demo\main (*) eno\func2 (*) eno\func1 (*)	-028820 -028819	P:FEF81500 P:FEF81502 stw r3	fetch 1,0x1C(r	93E1 a 0010 ; r31,2	sievedemo\sievedemo\func50+0 sievedemo\sievedemo\func50+0 28(r1)	x6 0.712us
mo∖func2a mo∖func2b	-028818 -028817	P:FEF81504 P:FEF81506		7C3F 0B78	sievedemo\sievedemo\func50+0 ievedemo\sievedemo\func50+0x	
no\func2d ↔ eno\func4 ↔ eno\func3 ↔	-028816 -028815	P:FEF81508 P:FEF81506 unsigned char	fetch fetch	3800 0000	ievedemo\sievedemo\func50+0x ievedemo\sievedemo\func50+0x	
eno y funcă ă eno y funcă ă eno y funcă ă	603	for(x=0; x<25	; x++) :	Sinewave[x] =	0; b	
no \func1800 no \func1800 mo \fu gg B::integrator.timing w.ADDR0-31 w.DATA0-15 i.lad0 i.lad1 i.lad2 i.lad3 i.	-028814 -028813	P:FEF81500 P:FEF8150E	fetch	; r0,0 981F 0008	ievedemo\sievedemo\func50+0x ievedemo\sievedemo\func50+0x	
Setup) ■ Name) C Goto) JiFind In M Out KN Full O Off O	-028812 -028811	P:FEF81510 P:FEF81512		881F 0008	ievedemo\sievedemo\func50+0x ievedemo\sievedemo\func50+0x	
w.ADDR0-31↔ v.ADDR0-31↔ v.DATA0-15↔ WW11 39291 V4FU 817F1 0 i.LAD0X↔	-028810 -028809	P:FEF81514 P:FEF81516	fetch	5400 063E	Figure 6	40 0 740
1 i.LAD12.0 1 i.LAD22.0 1 i.LAD32.0	-028808 -028807	P:FEF81516 P:FEF81516	fetch	2F80 00FF	The observation of the loca sampled at he <i>physical</i> leve	
1 i.LAD4%.0 1 i.LAD5%.0 0 i.LAD6%.0 0 i.LAD7%.0 1 i.L		·····			PowerIntegrator allows the reconstruction of the flow the	
		* ** ** ** ** *** **			disassembly of cycles (IIa complete Trace Listing (IIb diagram on high level (III).	

The visibility of all of the execution cycles provides the user with information which can be analyzed within the TRACE32 standard debug environment; providing lists, charts and statistics (see picture 6 and 7), which enable the user to analyze the system performance in great detail.

E B::tra	ce.stat.func total	avr í íbar					_		
🔑 Setup	.) 🚺 Groups) 🔡 Cor	nfig 📭 Goto	📕 List all 🗮	Nesting 🧱	Func Char 🛛 🚫 Init				
	funcs: 29.		otal: 27.0	018ms				and the second	
		avr	internal		2% 5%	10%	20% 50%	100	
(roo		27.018ms	174.452us					^	
no\func		11.387ms	22.774ms						
no\func		2.097ms	2.097ms						
demo\ma mo\func		1.376ms 172.453us	183.176us 288.876us						
emolfun		249.348us	197.804us					0	
GIND VI CIT	<	215.51005	131.00103	F	B::TRACE.	STAT. TREE tree n	nin max total		
r					Setup 👔	Groups 🚼 Config	📭 Goto) 📻 List all	Nesting 🚟 Fu	unc Char 💿 Init
	Figure 7					funcs: 33.	total:	27.018ms	
	Having full inf	ormation al	bout bus cy	cles	range	tree	min	max	total
	performed by		•		(root)	🗏 (root)	-	27.018ms	27.018ms 🔺
	of statistical f			range	edemo∖main		1.376ms		1.376ms
		unctions of	Tracesz is		demo\func2		249.348us	249.348us	249.348us
	available.				demo\func1	🖵 - func:			51.544us
					emo\func2a	- func2a	156.332us	156.332us	156.332us
l					emo\func2b	- func2b	144.728us		144.728us
					emo\func2d	- func2d	156.208us	156.208us 31.696us	156.208us 31.696us
					demo\func4 demo\func3	− • func4 − • func3	31.696us 11.440us		11.440us
					demo\func5	- func5	24.260us	24.260us	24.260us
					demo\func8	- func8	208.632us		208.632us
					demo\func9	_= func9	210.300us		210.300us
					demo\func1	└- · func:			68.804us
						<	,		2

Flow-Trace through Branch-Trace messages

An alternative to Bus Trace is for the system to only sample information on execution of non-linear code, or in other words to sample and record only on the executed branch instructions, the code executed between these branches can then be reconstructed with an appropriate algorithm, assuming that the execution is always linear between branches.

The trace thus reconstructed is complete and the trace record generally covers a longer period of time than in the "basic" bus trace (since fewer samples carry much more information) the drawback is the lower granularity of timing information as each single sampled record represents more bus cycles.

As an example, we implemented this technique on the MPC8360E MDS board: The PowerPC core can issue an exception on every branch instruction hit, and with a dedicated Interrupt Routine, it is possible to transmit the destination of the branch to the PowerIntegrator, producing

a trace file similar to the record from a Bus Trace.

Figure 8 Interpreting the acquired samples as flow trace packages you get complete information about the program code execution.



B::Integrator.List ti.back def /Track

Setup... Q. Goto...
Find...
Chart
More
Less
ERRORS ti.back run address run le

stw

cycle r0,0x8(r31)

data

.8(r31)

reg1,0 reg1,1 0x10000B7C

10000B7C

: p9.4097

× <

B::TRACE.S	TAT. TREE tree min m	nax total		الاالعا	🚊 B::trace.ch	art.func /t	rack									
🌽 Setup 🚻	Groups) 🎛 Config) 📭 I	Goto) 🗾 List all 🛛	🔣 Nesting 🧱 Fu	no Char 🚫 Init	🌽 Setup 🚺 G	iroups	onfig] 🖪	Goto	Find.		n 💽 Out 🕅	N Full				
	funcs: 33.	total:	27.018ms			3		.500ms			-24.000			-23.5	ØØms	
range		min		total	range			1 .						. 1		
(root)	🗏 (root)	-	27.018ms	27.018ms	(root) o							1 C C C C C C C C C C C C C C C C C C C				
edemo∖main	—⊟ main	1.376ms	1.376ms	1.376ms	demo\main 🍑											- H
demo\func2	- Func2	249.348us	249.348us	249.348us	emo\func2	HH	H I									1.1
demo\func1	📙 🖵 - func1	17.164us	17.212us	51.544us	emo\func1							14 A A				8 J.
emo\func2a	🛛 🗁 func2a	156.332us	156.332us	156.332us	mo\func2a 💀	1.7.5.1	100	<u> </u>				S 8				St (=);
emo\func2b	- func2b	144.728us	144.728us	144.728us	mo\func2b	5	10.00					10 AN				2
emo\func2d	🛛 – - func2d	156.208us	156.208us	156.208us	mo\func2d •	5 5		-		195		14 A A				· 🔲
demo\func4	📙 – 🗉 func4	31.696us	31.696us	31.696us	emo\func4	5 8				1112	5 S S S	S (S				1
demo\func3	- func3	11.440us	11.440us	11.440us	emo\func3.	8 8						S (1)				
demo\func5	- func5	24.260us	24.260us	24.260us	emo\func5 🔶	5 5					· • •	14 AN		3 - S		
demo\func8	🛛 🗁 func8	208.632us	208.632us	208.632us	emo\func8 💿	5 8						·				2
demo\func9	⊢⊡ func9	210.300us	210.300us	210.300us	emo\func9 •	8 8						S - 21			10	
demo\func1	📙 🦳 - func1	17.168us	17.212us	68.804us	mo\func10 +	5 8						S 25	1			
	<			>	mo\func11	5 8						S (1)			e 195	~
E						<									. (> .::

The routine writes the value of the program counter that caused the branch-trace exception (in a PowerPC this is stored in the state recovery register SRR0) to the area which is defined by the Flash chip-select.

It is then necessary to tell the debugger to recognize the records as flow cycles, and we can get the complete trace listing of the program (see Figure 8):

i.dc.cycle "flow" flow s i.nLWE0 low s i.nLWE1 low s i.LLA30 low a w.DATA0-31 d w.DATA0-31

Note that in this case the address where the data is being written is **irrelevant**, providing it is defined, as all the information is contained in the written data (w.DATA0-31), which represents the value of the SRR0 when taking a branch-trace exception.

Again as TRACE32 has a complete set of information about the executed code, all the functions for statistic and performance analysis are made available to the user.

Data Logging


As mentioned earlier, another technique often used is **data logging**, This is normally defined as *capturing only specific information by writing some pre-defined data*; usually in this type of application, one can use a **memory buffer** in which the application itself periodically saves the data of interest so it can then be analyzed offline at a later time when the CPU is stopped. With a logic analyzer, we could make the application store this data **through PowerIntegrator**, without "wasting" target resources, and usually with a less intrusive logging code as a bonus.

An interesting situation is when the target is running an operating system and you need to carry out logging at both the kernel and application (user process) level. To provide an example, we again used the MPC8360 MDS board, running a **Linux Kernel** and logging several data streams for different purposes:

- With the help of the system tick will try to make a qualitative statistic the CPU load.
- Track when Linux makes a **Task Switch**, and analyze it in a time diagram.

In order to achieve this, we have to use specific code to instrument the Linux Kernel, represented by functions **T32_KloggerAddr** and **T32_KloggerData**, visible in Fig. 9.

Their implementation is extremely simple, and the operating principle is already explained in the preceding paragraphs: both will ensure that the CPU makes a write data cycle to the area defined by the flash chipselect, which is easily sampled with the PowerIntegrator, as done previously.



T32_KLoggerAddr logs an *address*, in order to trace the transition to a specific point of the code, while **T32_KLoggerData** aims to log *address and data* of any **write cycle** executed by the microprocessor; being called in appropriate points of the code, these two functions can achieve the desired task.

As is widely known, Linux is an operating system with process scheduling, in which the system tick timer (every 1ms in our example), implements a time sharing mechanism for the different tasks running; calling **T32_KLoggerAddr** in this very moment, we implement a time-based logging mechanism that allows us to have a **qualitative view** of the system performance along with a schematic trace, sampling every 1ms (see fig. 10)


Using the same principle, we could instrument code so that the scheduler will log the change of the current running task both in the kernel control structures **and in PowerIntegrator**, calling **T32_KLoggerData**; in the scheduling function, immediately after the passage

rp->curr = next

passing as parameters the address of the *task magic (pointer)* and the current **next** value to be written.

With this information we can produce a schematic trace and a **precise** timing diagram of the **task switching** activity of our kernel (see fig. 10).

We also have to determine to which **area** the logical addresses in the trace belong, so this means we have to ensure that as a new process is scheduled, the *SpaceID* of the new process is also forwarded to our logic-analyzer, PowerIntegrator, again we use a call to **T32_KloggerData**.



Also we need to tell the debugger to disassemble so it is able to recognize PowerIntegrator records as system bus cycles. Here is an abstract of the configuration commands:

```
;#### Kernel fetch logged at FF000000 #####
i.disconfig.cycle "K-fetch" fetch &sWriteL0 &KfetchQual a w.DATA0-31 &SIDsample spaceID
w.DATA0-31
;#### SpaceIDs logged at FF000008 #####
i.disconfig.cycle "SpaceID" write &sWriteL0 &KSID_Qual spaceID w.DATA0-31
```

The same results can be achieved in *user-space*, but in this case we need **the application** to be able to write on the local bus flash. To do this in Linux, the application must be able to write to physical addresses, something which is normally not allowed, but it is possible by using the device /dev/mem.

It is not the purpose of this application note to show the methods used in detail, it is enough to know that the process can actually write to the same addresses of the two functions already described, and the PowerIntegrator can capture samples in the same way that we used in kernel-space.


```
;#### User fetch logged at FF000004 #####
i.disconfig.cycle "U-fetch" fetch &sWriteL0 &UfetchQual a w.DATA0-31 &SIDsample spaceID
w.DATA0-31
```

The result is that it is now possible to discriminate between operations made in kernel-space, user-space and related data, allowing us to utilize the analysis tools provided within TRACE32. (See fig. 11 and fig. 12)

						1	B::trad	cellist addr	ess var ti.bac	k ti.zero /track	ç		
						0	Catury	Goto	🕴 Find	Chart 🗍 🗢 Mor	e Less]	
B::Tra	ace.List list.task def /track]		₩.					address		var		i.back	ti.zero
Setun	📭 Goto 🛐 Find 🚟 Chart	More	Less				2		TOOTHIOL	Sinewave[22]	= 64	Ø.196us	-1.608us 🔺
			ata	sumbo	าไ	ti.back	1		TOOTOIO	Sinewave[23]	1.07	0.200us	-1.408us 🔳
-007349	P:0000:C00038AC				c6xx_idle+0xE4					Sinewave[24] Sinewave[25]	= 36 = 25	0.196us	-1.212us 🔽
-007348	P:0000:C00038AC H		K		c6xx_idle+0xE4		6 1 9 6 8			Sinewave[25] Sinewave[26]		0.212us	-1.000us 🔼 -0.804us
-007347	P:0000:C00038AC H				oc6xx_idle+0xE4		5 V 17			Sinewave[27]		U lus	-0.604us
-007346	P:0000:C00038AC H			d\p	oc6xx_idle+0xE4	1 .000ms	³			Sinewave[27]	= 4		-0.408us
007045	TASK = C0753410 sie		0750440		.0.00	5 500	LE.			Sinewave[29]		Ø.212us	-0.196us
-007345	AD:C0221E00 H			pu	runqueues+0x20_					Sinewave[30]		Ø.196us	0.000us
-007344	P:0056:10002008	SpaceID 0	0000056	Val	ock/UpdateClock	0.136u: 1.592u:	3			Sinewave[31]	= 1	0.200us	0.200us
-007343	P:0056:10002008 L				\main\main+0x54			D:0088	:100127A8	Sinewave[32]	= 4	0.212us	0.412us
-007341	P:0056:10001A80 L		TT		ta\sieve\func50					Sinewave[33]		0.224us	Ø.636us
-007340	D:0056:10012788 L		4 U		Slohal\Sinewave			D:0088	:100127AA	Sinewave[34]	= 16	0.184us	0.820us
-007339	D:0056:10012789 L	JWriteB 7	ý L	1ol	B::Trace.STATIS	STIC.SYMBOL							
-007338	D:0056:1001278A L			10	800 ·		• • •)					
-007337	D:0056:1001278B L				🌽 Setup) 🚻 Groups	-Jentig		List all		Here Chart OI			
-007336	D:0056:1001278C L	JWriteB A	4	lol				es: 37513					EV 40V
					\\sieve\sie	address		cou 238s	ит 4380.(0/	ratio% (1) 69.969%		2%	5% 10%
	Figure 11				/mlinux\head\p			4165	4300.00/	13.913/			
	T I	· · · · · ·	1		u\flush_dcad			168s	1.	3.770%		22	
	The samples obta				\\sieve\sie			305s	1304.	3.352%			
	selected points in	the co	de allows			eve\sieve	932.9		933.	2.396%			
					IX\mmap\remove_			325ms	1.	0.835%			
	usage of Trace32				\\sieve\sie			998ms	316.	0.811%			
	distinguishing betw	ween k	ernel-space		\\sieve\si	ieve\func8	227.9	999ms	228.	0.585%	+		
	• •				\\sieve\si	ieve\func1	210.9	998ms	211.	0.542%	+		
	(K) and user-space	ж (U).			\\sieve\sieve\	sieve_main	190.9	998ms	191.	0.490%	+		
							<						

Depending on the type of application, the methods described may be sufficient to extract all the information you need from within the code, using only the *disassembly* features provided within TRACE32 and with the PowerIntegrator implementing a **Bus Trace**.

An alternative possibility is to rely on the Protocol Analysis technology, shown later in this document.




Protocol Analysis

When there is a need to monitor many signals, the most common reason is because they are part of a transmission bus, a data bus or even any proprietary protocol communication bus, as often happens in industrial applications.

Within TRACE32, the **protocol analyzer technology** allows the interpretation of data acquired from PowerIntegrator through a **dynamic library** (DLL or shared object) and subsequent display formatting according to a specific protocol (i.e. the packets being transferred on an SPI bus).

The system currently supports protocols such as JTAG, I2C, SPI and Asynchronous Serial, but this can be extended by **the user** to support **any protocol** by writing a specific library **interpreter** for the proprietary protocol and then use TRACE32 functions to display the transmitted data. The principle of the interpreter is to use a set of APIs as an interface to TRACE32, then to extract data from the PowerIntegrator trace storage, and finally processing and displaying them through TRACE32 environment windows.



The library must be designed following few very specific rules: an initialization (**PROTO_init**) selects and prepares the channels that must then be read by the API function

PROTO_readtrace and then passed through the processing functions (**PROTO_Process**), which can be deployed in up to 5 different levels

Finally, the display functions (**PROTO_display**) take the data passed by the processing functions showing the data in TRACE32 as a listing.

The user can also define several Export functions that allow the processed data to be saved in a file, with a customizable format.

As an example of this capability, we used a program that sends commands through the SPI bus of the MPC5554EVB to a voltage regulator, which turns the reference voltage V1, on and off and then observing the voltage changes through the analogue probe. A nice feature to note is that in this case the synchronization function of TRACE32 aligns the view of the SPI data to the analogue trace from the logic analyzer.

Again, this shows how the PowerIntegrator provides the essential correlation between hardware behaviour and the software implementation, Another essential element is the extreme **flexibility** of the protocol analysis technology, which is completely **customizable by the user.**

.VREF_1 000ms -600.000ms 0 1 1 ine .VREF_1	FF O Arm 93.780ms
4.0 4.0 4.0	
Figure 13	1 _ 🗆 🔀
In the digital acquisition we can see the raw SPI signals (I), aligned to the packet view (II), and the effects on hardware (III), where we see the voltage V02A waweform Word T0 Device : 0x00ff Word FROM Device : 0x Word T0 Device : 0x00ff Word FROM Device : 0x Word T0 Device : 0x00ff Word FROM Device : 0x	II • \$8000 • \$8000 • \$8000 • \$8000 • \$8000 •

Data Logger by Protocol Analysis


We have seen how a typical method of using a logic analyzer like the PowerIntegrator is to track the performance of the software through the technique of **Bus Trace**. Providing the data needed for the reconstruction of fetch and read/write cycles, through the <u>direct monitoring of the system bus</u>. Unfortunately this method is not always applicable and in modern targets it's often impossible to get access to the bus signals. As many processors now provide a real-time trace from the silicon core this is not always the optimum solution, for example the ETM (embedded trace macro-cell) modules provided on ARM cores or the Nexus3 trace provided by Freescale on the MPC55xx family of processors.

Another method in common use is to instrument the code, with careful implementation this can provide much useful information. A typical method would be to call an appropriate function which provides information on the last cycle executed by the CPU (within TRACE32 this functionality is known as "logger"). Reading out data like this from most cores is intrusive and interferes with the cores real time performance. Thus the frequency with which you call the logger must be set appropriately for the individual application, as we have already explained earlier in this application note (see Data Logging).

If this technique is implemented so that the information is made available via a **hardware** interface, it is possible to use a <u>custom protocol</u> to pass the data to the PowerIntegrator, and then to use the protocol analysis technology to display it in TRACE32, making use of the additional functions of trace storage analysis, compared to the information provided by the *disassembler* itself.

This demo program will use an hardware resource, specifically the SPI bus, to pass information on code execution and read/write cycles on data ranges.

In a similar way to what was done in the previous program, we will construct a protocol library whose second processing level will transform raw SPI packets contained in **Logger Data**, storing the result in the API structure of the Trace 32 programming environment.



In our sample program **T32_SPI_Log**, the routine example shown, can be called at each cycle as necessary.

This will ensure that on the SPI bus selected by PCS0 on the MPC5554EVB information will be passed about the code execution.

At display level '1' of our library, we will have "raw " SPI packets, as in the previous example of protocol analysis.


These packets are at a higher level of abstraction as shown by the routine code on the right. For each bus-cycle, on the SPI bus 3 messages are sent: one **descriptive synchronization** packet, one containing the **address**, and one containing the **data**.

The **protoDisCycle** structure contains the information necessary to reconstruct a single system bus -cycle, if the Trace32 debugger finds valid information; the trace analysis functions such as listing, charts and structure are available as if it had actually come from a dedicated trace unit.

```
void T32_SPI_Log (char type, long address, long data )
   static vuint32_t spiCmdH,spiCmdL;
   if (t_spi_glob==0)
      return:
  /* send Synch packet */
spiCmdL=(SPI_CMD_SYNCH)|(type<<1|SYNCH_ODD);
DSPI_A.PUSHR.R = spiCmdL;
while (DSPI_A.SR.B.TCF != 1){}</pre>
  /* send Address packet */T
spiCmdH=(SPI_CMD_ADDRH)|({address&0xFFFF0000)>>16);
spiCmdL=(SPI_CMD_ADDRL)|((address&0x0000FFFF));
DSPI_A.PUSHR.R = spiCmdH;
DSPI_A.PUSHR.R = spiCmdH;
DSPI_A.PUSHR.R = spiCmdL;

   while (DSPI_A.SR.B.TCF != 1){}
  /* send Data packet */
if ((type==CYC_FETCH)||(type==CYC_READ_L)||(type==CYC_WRITE_L))
      spiCmdH=(SPI_CMD_DATA_LH)|((data&0xFFFF0000)>>16);
spiCmdL=(SPI_CMD_DATA_LL)|(data&0x0000FFFF);
DSPI_A.PUSHR.R = spiCmdH;
DSPI_A.PUSHR.R = spiCmdL;
   else if ((type!=CYC_READ_B)&&(type!=CYC_WRITE_B))
      spiCmdL=(SPI_CMD_DATA_W)|(data&0x0000FFFF);
      DSPI_A.PUSHR.R = spiCmdL;
   else
      spiCmdL=(SPI_CMD_DATA_B)|(data&0x0000FFFF);
      DSPI_A.PUSHR.R = spiCmdL.
   while (DSPI_A.SR.B.TCF != 1){}
```

The second level of the protocol library puts the data inside the **protoDiscycle** structure, which allows display of the bus-cycles <u>both in the protocol analyzer window **and** in the standard trace display windows</u> such as **listing** and **charts** (figure 14).



It is worth comparing what has been done in this example of data logging using **Protocol Analysis** as compared to the previous data from the **Bus trace**:

- It's clear that this solution uses far less resources than the hardware bus trace, in fact only 3 dedicated pins are utilized, compared to using the bus trace which needed the system bus to be totally available.
- The **intrusion** level in the code is **higher**, because the write operation in the sampled area is no longer "atomic" (i.e. a single or a few bus-cycles), also it is using resources on the chip's peripheral and heavier glue code (the SPI interface driver in this example). There is always the possibility of **optimizing** this element possibly by reducing the load on the processor, perhaps using more pins might be a good trade off.
- The trace **depth** is significantly lower, since using a software protocol involves an **overhead** depending upon the complexity of the protocol (more samples are needed for a single buscycle).
- Performances are **comparable** if, as in this example, you are able to use a fast enough protocol

The two methods have similar fields of application, and the choice is usually defined by the physical limitations of the project hardware, such as reduced access that makes it impossible to sample the entire bus, the inability to use any spare pin(s) of the microprocessor, the need to retrieve the information with the least possible intrusion, etc...

Conclusions

In conclusion, the examples show how using PowerIntegrator can make a number of features available that are very useful for debugging all kind of applications. Potentially providing direct observation of phenomena related to either hardware or to code execution the PowerIntegrator can be programmed and adapted to work with a wide spectrum of events to be monitored, or used to analyze some specific protocol.

All this is possible due to the concept of this logic analyzer and because it is **integrated** into the TRACE32 debug environment, or in other words because it has been designed to add into and upgrade **any** existing Lauterbach setup, from the universal **PowerDebug USB** to the high performance **PowerTrace II** latest generation system.

PowerIntegrator is an indispensable tool which can find many uses in any development lab.



PowerIntegrator – Technical Features

- Complex Trigger System
- Trigger I/O Synch with debugger
- Protocol Analyser: CAN, USB, I2C, SPI, JTAG, Serial PCI, SDRAM + User Protocol Kit
- **Sampling Freq.** fixed 250MHz, fixed 500MHz, or by external clock
- Trace Buffer from 512K x 204 Channels or 1024K x 102 Channels
- Disassembler for Bus trace
- 3 Types of **Digital Probes**: Mictor, Samtec, Standard
- Analogue Probe: 4 Voltage, 3 Current Input
- Probe for SDRAM, PCI, DDR, ESICON